



GLSVLSI 2011

EPFL, Lausanne (Switzerland), May 2-4, 2011

<http://www.glsvlsi.org/>



Sponsored by ACM SIGDA, with Technical Support of IEEE CEDA



General Chairs

David Atienza

EPFL, Switzerland

Yuan Xie

Penn State University, USA

Program Chairs

José L. Ayala

Complutense Univ., Spain

Ken Stevens

Univ. of Utah, USA

Special Sessions Chairs

Donatella Sciuto

Politecnico di Milano, Italy

Braulio García-Cámara

Univ. of Santander, Spain

Publicity Chair

Sani Nassif

IBM, USA

Andreas Burg

ETHZ, Switzerland

Finance and Local

Arrangement Chairs

Vincenzo Rana

EPFL, Switzerland

Martino Ruggiero

Bologna University, Italy

Website Chair

Theocharis Theocharides

University of Cyprus, Cyprus

Institutional Relations Chairs

Giovanni de Micheli

EPFL, Switzerland

Yusuf Leblebici

EPFL, Switzerland

Steering Committee

David Garrett

Broadcom

Yehea Ismail

Northwestern University

Gang Qu

University of Maryland

Mircea Stan

University of Virginia

Vijaykrishnan Narayanan

Penn State University

Zhiyuan Yan

Lehigh University

Enrico Macii

Politecnico di Torino

The 21st edition of GLSVLSI will be held in the Ecole Polytechnique Fédérale de Lausanne (EPFL) Campus, Lausanne, Switzerland. Original, unpublished papers, describing research in the general area of VLSI are solicited. Both theoretical and experimental research results are welcome. Proceedings will be published by the ACM and will be available through the *ACM Digital Library*. A selection of the best papers of GLSVLSI 2011 will be published in a special issue of *Integration, The VLSI Journal*. For more information, visit <http://glsvlsi.org/>.

Program Tracks:

- *VLSI Design*: design of ASICs, microprocessors/micro-architectures, embedded processors, analog/digital/mixed-signal systems, NoC, interconnects, memories, and FPGAs.
- *VLSI Circuits*: analog/digital/mixed-signal circuits, RF and communication circuits, chaos/neural/fuzzy-logic circuits, high-speed/low-power circuits, arithmetic circuits.
- *Computer-Aided Design (CAD)*: hardware/software co-design, logic and behavioral synthesis, logic synthesis and technology mapping, simulation and formal verification, layout (partitioning, placement, routing, floorplanning, compaction), buffer insertion, CAD for datapath synthesis, algorithms and complexity analysis.
- *Low Power and Power Aware Design*: circuits, micro-architectural techniques, thermal estimation and optimization, power estimation methodologies, and CAD tools.
- *Testing, Reliability, Fault-Tolerance*: digital/analog/mixed-signal testing, design for testability and reliability, test vector compression, silicon debug and diagnosis, online testing techniques, static and dynamic defect- and fault-recoverability, and variation-aware design.
- *Emerging Technologies*: 3D integration, probabilistic architectures, optical and RF interconnects, microfluidics, phase-change memories, CNT, SET, RTD, QCA, VLSI aspects of sensor and sensor network, and CAD tools for emerging technology devices and circuits.
- *Post-CMOS VLSI*: evolutionary computing, optical computing, quantum computing, reversible logic, spin-based computing, biological computation, nanotechnology, molecular electronics, quantum devices, biologically-inspired computing. Emphasis should be on the analysis, novel circuits and architectures, modeling, CAD tools, and design methodologies.

Paper submission deadline (Final): December 12th, 2010

Special session proposals deadline: November 28th, 2010

Acceptance notification: February 15th, 2011

Camera-ready paper due: March 1st, 2011

Paper Submission: Authors are invited to submit full-length (6 pages maximum), original, unpublished papers along with an abstract of at most 200 words. To enable blind review, the author list should be omitted from the main document. Previously published papers or papers currently under review for other conferences/journals should not be submitted and will not be considered. Electronic submission in PDF format to the <http://www.glsvlsi.org> website is required. Author and contact information (name, street/mailling address, telephone, fax, e-mail) must be entered during the submission process.

Paper Format: Submissions should be in camera-ready two-column format, following the ACM proceedings specifications located at:

<http://www.acm.org/sigs/pubs/proceed/template.html>

and the classification system detailed at: <http://www.acm.org/class/1998/>

Paper Publication and Presenter Registration: Papers will be accepted for regular or poster presentation at the symposium. Every accepted paper MUST have at least one author registered to the symposium by the time the camera-ready paper is submitted; the author is also expected to attend the symposium and present the paper.